



LEVERAGING PAGE SIZE INFORMATION TO ENHANCE DATA CACHE PREFETCHING Georgios Vavouliotis^{1,3}, Gino Chancon², Lluc Alvarez^{1,3}, Paul V. Gratz², Daniel A. Jiménez², and Marc Casas^{1,3} ¹Barcelona Supercomputing Center ²Texas A&M University ³Universitat Politècnica de Catalunya

Memory Bottleneck	Cache Prefetching	Design & Evaluation
CPU vs RAM Speeds	Fundamental Idea	Page Size Propagation Scheme
 Discrepancy between processor and main memory speeds CPU cycle time Memory access latency 30× -11%/year -30%/year -2%/year 	• Proactively fetch data blocks into the on-chip caches before they are explicitly requested	 L1D Caches are VIPT -> On L1D misses page size is known L2C prefetchers are engaged on L1D misses Enhance L1D MSHR with one bit, indicating the page size
	Why?	
	• HPC and Big Data workloads feature massive data footprints that do not fit in the on-chip caches	L1D MSHR page size bit




• Architects use on-chip cache hierarchies to reduce the latency cost of accessing main memory



 On-chip caches partially reduce main memory accesses due to limited capacity

Cache Prefetching in Practise

- Prefetching can be applied on all cache levels
- On a cache access, the prefetcher takes as input the requested block address and issues prefetches




• Today, all HPC chips employ different data cache prefetchers to capture heterogeneous access patterns (e.g., Intel IceLake, AMD Zen)

Virtual Memory Sub-System

Overview & Page Size

- Modern systems implement paging-based virtual memory
- The standard page size is 4KB in most systems
- Modern OSes provide support for larger page sizes (e.g., 2MB and 1GB pages)



Exploiting the Page Size Information for Improving L2C Prefetching

• The L2C prefetching module consists of two engines

(4KB?) Yes

- Pref-4KB: L2C prefetcher that considers 4KB pages for its structures
- Pref-2MB: L2C prefetcher that considers 2MB pages for its structures * Pref-4KB and Pref-2MB are identical but consider different page sizes * Pref-4KB and Pref-2MB capture different access patterns
- When page size is 4KB, Pref-4KB is always consulted and stops prefetching at 4KB boundaries since physical contiguity is not guaranteed
- When page size is 2MB

page size bit

- A Set-Dueling [4] variation activates either Pref-4KB or Pref-2MB
- * If Pref-4KB is activated, it does not stop prefetching at 4KB boundaries (but in 2MB boundaries) since Pref-4KB is aware that the block resides in a 2MB page * If Pref-2MB is activated, it stops prefetching at 2MB boundaries

L2C Prefetching Module

Pref-4KB + Stop 4KB

Prior Work on Cache Prefetching & Opportunities

• Numerous cache prefetchers have been proposed in recent literature [1-3] • All prior works propose cache prefetchers that use complex prefetching algorithms to capture more distinct patterns than the previously proposed designs

Common Aspects of Cache Prefetchers


• Prior cache prefetchers that operate on the physical address space assume 4KB pages • These cache prefetchers do not permit prefetching beyond 4KB physical page boundaries because physical contiguity is not guaranteed

Opportunity for Improving Cache Prefetching

- Modern systems vastly use larger page sizes to reduce address translation overheads
- Physical pages are equally sized with the virtual pages (e.g., when a virtual page is 2MB the corresponding physical page is also 2MB)
- Intuitively, limiting cache prefetchers to prefetch within 4KB boundaries when larger page sizes are used results in sub-optimal performance gains

Physical Machine Measurements


• Cache intensive SPEC'06, SPEC'17, and GAP workloads on an Intel Xeon machine – More than 80% of the allocated pages are 2MB pages for these workloads



Preliminary Performance Results

- System with only 2MB pages (>80% of the pages are 2MB for these workloads) • Evaluated versions of each L2C prefetcher (SPP, VLDP, BOP)
 - Pref-4KB-Stop-4KB –> 4KB structures + stop prefetching at 4KB boundaries
 - Pref-4KB-Stop-2MB –> 4KB structures + stop prefetching at 2MB boundaries
 - Pref-2MB-Stop-2MB –> 2MB structures + stop prefetching at 2MB boundaries
 - Pref-Dynamic –> both versions of the L2C prefetcher + Set-Dueling variation

Geomean speedups presented in the following figure consider the entire workload set



- Simply propagating the page size information (Pref-4KB-STOP-2MB) improves performance over the state-of-the-art approach (Pref-4KB-STOP-4KB) by 4.1% (SPP), 4.0% (VLDP), and 9.4% (BOP) because it enables more timely prefetching
- BOP-2MB and BOP-Dynamic perform the same as BOP-4KB-STOP-2MB since BOP

Objective of this Work

• Enhance the performance of all prior and new spatial cache prefetchers that operate on the physical address space by exploiting the page size information

does not store the physical pages in any structure

• Pref-Dynamic provides the largest speedups among the evaluated scenarios; SPP-Dynamic outperforms its standard version (SPP-4KB-STOP-4KB) by 6.9% (geomean)

• Doubling the size of each cache prefetcher (ISO-Storage) provides negligible benefits

Methodology

• SPP [1]

Conclusions

• ChampSim simulator (L1D: 48KB, L2C: 512KB, LLC: 2MB, DRAM: 8GB)

• Workloads: 14 SPEC'06, 12 SPEC'17, 12 GAP, and 49 Qualcomm traces from CVP-1 contest

Evaluated L2 Cache Prefetchers

• VLDP [2] • BOP [3]

Baseline

Performance improvement is computed over a baseline without prefetching at any cache level

• Propagating the page size to L2C prefetchers has potential for large performance gains

- Applicable to all prior and new spatial L2C prefetchers
- Applicable to LLC prefetching by propagating the page size bit through the L2C MSHR
- Potential impact on future industrial microarctitectural designs

[1] J. Kim et al., "Path confidence based lookahead prefetching", MICRO'16 [2] M. Shevgoor et al., "Efficiently prefetching complex address patterns", MICRO'15 [3] P. Michaud, "Best-offset hardware prefetching", HPCA'16 [4] Qureshi et al., "Adaptive insertion policies for high performance caching", ISCA'07